Neuromorphic computing architectures enable the dense co-location of memory and processing elements within a single circuit. This co-location removes the communication bottleneck of transferring data between separate memory and computing units as in standard von Neuman architectures for data-critical applications including machine learning. The essential building blocks of neuromorphic systems are non-volatile synaptic elements such as memristors. Key memristor properties include a suitable non-volatile resistance range, continuous linear resistance modulation and symmetric switching. In this work, we demonstrate voltage-controlled, symmetric and analog potentiation and depression of a ferroelectric Hf 0.57 Zr 0.43 O 2 (HZO) field effect transistor (FeFET) with good linearity. Our FeFET operates with a low writing energy (fJ) and fast programming time (40 ns). Retention measurements have been done over 4-bits depth with low noise (1 %) in the tungsten oxide (WO x ) read out channel. By adjusting the channel thickness from 15nm to 8nm, the on/off ratio of the FeFET can be engineered from 1 % to 200 % with an on-resistance ideally >100 kΩ, depending on the channel geometry. The device concept is using earth-abundant materials, and is 1 arXiv:2001.06475v1 [cs.ET] 17 Jan 2020 compatible with a back end of line (BEOL) integration into complementary metal-oxidesemiconductor (CMOS) processes. It has therefore a great potential for the fabrication of high density, large-scale integrated arrays of artificial analog synapses.
Introduction
The development of new computing architectures has seen a substantial push since the scaling of conventional CMOS technology has come to its limits and cannot keep up with the always increasing demand for computational power. A large part of today's computing resources is dedicated to processing large amounts of data, such as images, videos, or sensor outputs. For all these workloads, conventional von Neuman architectures are limited by a fundamental, time and power consuming task of transferring data between the processor and the memory. 1 Brain-inspired neuromorphic architectures with co-located computation and memory units appear as promising candidates to overcome this issue. 2 Such architectures consist of neurons that are interconnected by plastic synapses, which can be arranged in a crossbar topology to efficiently perform matrix-vector multiplications 3 âĂŞ a key computing task when executing neural networks. 4, 5 In recent years, much progress has been made in neuromorphic hardware, in particular in creating crossbar arrays of artificial synapses connected to CMOS neurons. [6] [7] [8] [9] [10] [11] [12] Multiple device concepts have been proposed in order to realize the required artificial synapse, such as phase change memory (PCM), [13] [14] [15] filamentary and non-filamentary resistive switching memory (RRAM), [16] [17] [18] electro-chemical memory (ECRAM), [19] [20] [21] and ferroelectric (FE) 7,22-25 based memory cells. Unlike classical memory elements, such devices are characterized by the stronger need for multilevel or analog pro-gramming capabilities to define the synaptic weight. While PCM and RRAM devices are essentially current controlled, the different states in ferroelectric memory elements are controlled by applying an electric field. The states are linked to the partial switching of the ferroelectric polarization, which allows to fine tune the synaptic weights in analog computing approaches, with fast and low-power writing. 26 For circuits solving real world applications, the number of required synapses rapidly explodes with the complexity of the task at hand. Solving even a simple task such as the MNIST database of handwritten digits requires ≈10 5 synapses, 27 while the training of a deep neural network (DNN) relies on up to millions of synapses. Such numbers of hardware synapses can only be obtained in densely integrated circuits such as fabricated using modern CMOS technology. Part of the functions in neural networks can also be implemented using CMOS circuits (e.g. activation). Therefore, it is important that materials and processes are CMOS compatible. The recent discovery of ferroelectricity in hafnia composites, 28 a material already present in CMOS lines, has revived research activity in the field of integrated ferroelectrics. Artificial ferroelectric synapses have been realized based on two device concepts, namely two-terminal ferroelectric tunneling junctions (FTJ) [29] [30] [31] [32] [33] and three-terminal ferroelectric field-effect transistors (FeFET). 7, 22, 24, [34] [35] [36] [37] Hafnia-based FTJs remain a challenge as the stabilization of the ferroelectric phase in sub-5 nm thick structures becomes difficult and polarization drops at film thicknesses relevant for tunneling. 33, 38, 39 Using a transistor instead has the advantage of separating the write process (low power write through high impedance gate 26 ) and the read process (through source-drain resistance). It also permits to tune synaptic resistance by changing the channel geometry. Hafnia-based FeFETs were demonstrated mainly as non-volatile memory cells, 34 steep-slope field-effect transistors, 35, 36 and artificial neurons. 8 These concepts usually are implemented on the front end of line (FEOL) and use Si as a channel. Because of the constraints imposed by the FEOL on the thermal budget and on the device geometry, an integration in the back end of line (BEOL) can be advantageous. E.g., an integration in the BEOL enable a larger device area with respect to the size of the ferroelectric domains, which can translate into a larger number of states. Recently, analog synaptic behavior has been shown in a hafnia-based FeFET with indium gallium zinc oxide (IGZO) and poly-Si channels fabricated in the BEOL. 22, 24, 37 The combination of a hafnia-based ferroelectric with an oxide channel is expected to alleviate the known issues associated with Si-based FeFETs such as unintended low-k interfacial layers formed at the Si interface. On Si based channels, buffer layers have been used as a solution, but they have the disadvantage of reducing the effective field over the ferroelectric layer. [40] [41] [42] [43] For neuromorphic applications the absolute resistance should be in the MΩrange 3 and the relative change in resistance ideally within a window of 8 3 up to 20-50. 44 Those values are a compromise between being large enough for performing learning tasks, and low enough to avoid one synaptic element to dominate the respone of a whole column/row of the overall crossbar array. 3, 44 Here, we report on a Hf 0.57 Zr 0.43 O 2 (HZO) based FeFET utilizing a tungsten oxide (WO x ) channel. We demonstrate the impact of the ferroelectric polarization on the channel resistance, the influence of the channel thickness on the on/off ratio, ferroelectric HZO with a long endurance, the stabilization of multiple differentiable states, a good retention as well as a continuous potentiation and depression. By using a BEOL compatible process and by using only abundant and CMOS friendly materials, the proposed HZO/WO x stack is very promising for large-scale integrated neuromorphic hardware based on ferroelectrics.
Results and discussion
For our study, we designed FeFET devices similar to back gated PseudoMOS 45 with an HZO (10 nm)/TiN (10 nm)/n + Si gate stack and an 8 nm thick WO x channel 20,21 ( Figure   1a ). The channel is formed by oxidizing 2.5 nm of W after the formation of the ferroelectric HZO. 46 The source and drain contacts are deposited on the WO x channel through lift-off.
The device is encapsulated by a 5 nm Al 2 O 3 and a 100 nm SiO 2 passivation layer. Contact pads are formed on top of the passivation layers and routed through openings to source and drain. The gate is accessible through the highly n + doped Si substrate and is shared between all devices on our chip. As visible in the bright field scanning transmission electron microscopy (BF-STEM), our fabrication process results in sharp interfaces between the layers and crystalline WO x grains (Figure 1b ). The energy-dispersive X-ray spectroscopy (EDS) line profile confirms the targeted elemental distributions and reveals regions of intermixing between the various layers. After the low temperature crystallization of HZO by a millisecond flash lamp technique described elsewhere, 46 grazing incidence X-ray diffraction (GIXRD) analysis shows the characteristic peak at 30.6Âř of the orthorhombic/tetragonal phase in HZO ( Figure 1c ). The diffractogram is consistent with data from metal-ferroelectric-metal (MFM) structures with the same HZO published in Ref. (46) . No monoclinic phase (peaks at 28.2Âř and 31.8Âř) 47 is present in our samples, which is a consequence of the low temperature crystallization technique. Following the oxidation and crystallization of W to WO x , GIXRD still shows no monoclinic HZO phase, but displays two additional peaks at 28.8Âř and 33.6Âř that can be attributed to the monoclinic P121/c1 phase of WO x (ICSD-647640). 48 For the electrical characterization of HZO in our FeFET devices, additional metalsemiconductor-ferroelectric-metal (MSFM) capacitor structures have been processed on the same sample. "Capacitance versus voltage" (C − V ) measurements on a 60 µm × 60 µm capacitor reveal a ferroelectric typical butterfly-shaped hysteresis curve typical of ferroelectrics, with a capacitance per unit area of C OX = 2.7 µF/cm 2 (Figure 2a ). The asymmetric behavior originates from the asymmetric electrodes (WO x , TiN). "Polarization versus voltage" (P − V ) measurements were performed on the same capacitor ( Figure 2b ) and show typical characteristics. In the pristine state, the P − V curve is anti-ferroelectric (AFE)-like with hysteresis, especially on the negative voltage side. 49 We applied Figure S1 ).
Having confirmed the ferroelectric nature of our HZO gate dielectric, the electrical characterization of the WO x channel in a FeFET device was performed next, by investigating the influence of P r , channel thickness (d WOx ), and the channel carrier concentration (N D ) on the channel resistance (R DS ). For that, three samples with different d WOx and one with a non-ferroelectric HfO 2 gate dielectric were realized. R DS was measured between source and drain after each 2 µs long write pulse (V write ) applied to the gate (measurement scheme can be seen in Figure S4 ). For ease of comparison, R DS is normalized by R ON (Figure 2c, d , e, f).
A clear hysteresis in R DS is observed for devices with a ferroelectric HZO gate dielectric. To confirm that the modulation of the channel resistance originates from P r and not from another effect, an identical device with a non-ferroelectric HfO 2 gate dielectric was measured.
Both have an 8 nm thick WO x channel. R DS shows no hysteresis in the non-ferroelectric HfO 2 sample ( Figure 2c ) and further proves that the hysteresis originates from the ferroelectricity in HZO. In addition to the polarization in the HZO, the type and concentration of the free charge carriers 50,51 as well as d WOx influence the on/off ratio. For a maximum reduction in the channel off-current, the polarization-field induced depletion width (x d ) should be larger than d WOx . Using PoissonâĂŹs equation, the relationship between x d and N D can be expressed as follows: [51] [52] [53] 
where 0 is the vacuum permittivity, WOx the permittivity of WO to operate the network, and the precision of the weights (≥3bit) is more relaxed as in the case of a chip designed to perform on-line learning. 55 In our device structure, weights are defined through the intermediate states of the channel resistance, enabled via the multi-domain nature of the ferroelectric HZO layer. 25, 29, 56 By switching only a subset of the domains, a state between R ON and R OFF can be set. 29 The fraction of the switched ferroelectric domains FeFET showed stable retention properties for 18 differentiable channel resistances (>4bit) for the full 1500 s. The good retention measurement hints to an absence of depolarization or other screening mechanisms. The obtained multistate storage capability, the long retention and rather fast programming speed makes this FeFET suited for inference applications.
For on-chip learning, artificial synapses require a finer mesh of intermediate levels. In addition, symmetric and linear potentiation and depression are desirable. With respect to symmetry the field-driven ferroelectric switching is advantageous to other technologies that often show abrupt or unidirectional switching. 22, 44 The requirement of low variability is relaxed as the training occurs on a specific hardware and thus incorporates the variability in its solution. 55 To investigate the linearity and symmetry of the potentiation and depression, multiple write pulses of increasing and decreasing amplitude were applied. For the potentiation V write was increased from 0 V to 3.5 V and for the depression decreased from 0 V to −3 V with 100 mV steps (Figure 4a ). The duration of the write pulses was kept constant at 10 µs. When averaging over several cycles (Figure 4b ), multiple states with small standard deviation are observed. Normalizing the cycle-to-cycle standard deviation by R ON reveals a constant value of about 1 % (Figure 4c) . The number and overlap of states are defined by the potentiation and depression step size. The latter could be reduced further to increase the resolution. When fitting the potentiation range from 1 V to 3.1 V and depression range from −0.9 V to −3.0 V by linear regression (Figure 5a) , an adjusted residual-square value of 0.952 is obtained. The residuals normalized by the R DS window as a function of pulse number is depicted in Figure 5b . For a more detailed analysis of the symmetry, Gaussian process regression (GPR) was used to predict a noise free signal (Figure 5c ). 57 Plotting ∆R (Figure 5e ) and the signal to noise ratio (SNR, Figure 5d ) as a function of pulse number reveals diminishing ∆R and noisier signals towards the extremes. The symmetry factor (SF) was then calculated using the following equation: 57
where ∆R + is the potentiation and ∆R − is the depression change in resistance at a certain resistance level. By this definition, SF can take values between 0 and 1 where 0 is the perfect symmetry. The less linear the range of the data becomes, the larger is SF (Figure 5d ). The average across the full resistance range is SF = 0.20 while the most linear part in the center reaches a very good symmetry factor of SF = 0.08.
Short programming pulses are advantageous as fast writing and low-power consumption are important for neuromorphic applications. By varying the pulse width from 40 ns to 250 ns with a fixed amplitude (Figure 4d ), already the shortest applied pulse of 40 ns (equipment limit) changes the resistance and demonstrates very fast writing capabilities of the FeFET.
It is expected that even shorter pulses could successfully program the device. 29 In our device, 
Conclusion
We propose a device concept based on the ferroelectric field effect into a thin WO x channel using HZO gate dielectric, that can be used as a synaptic element in hardware-supported neural networks. The fabrication process is compatible with the integration in the Back End Of Line of CMOS technology and is using earth-abundant materials, which is making it attractive for large-scale integration. By comparing HZO and HfO 2 based devices, and carefully analyzing capacitor and transistor data, we unambiguously show that the channel resistance is directly coupled to the polarization of the HZO layer and can be programmed in a non-volatile manner. Multilevel states programmed over more than 4-bits depth with a good retention and an almost symmetric potentiation and depression is obtained, together with a low programming energy. The property of the WO x layer and the geometry of the device can be arranged so that a well-suited resistance range is obtained, favorable to build large scale arrays. The proposed device exhibit therefore promising metrics when considered as a synaptic element for processing cores supporting artificial neural networks. Future work will concentrate on controlling the channel thickness and the carrier concentration of WO x to increase the on/off ratio, so that the device can be operated strictly in the linear region, without ever fully switching all the domains to the same polarization. This is expected to improve symmetry and to allow a constant pulse scheme for potentiation and depression, which is more friendly to learning algorithms. Electrical Characterization. R DS − V write and retention were measured using an Agilent B1500. V write pulses were generated by a WGFMU and RSU module for the Agilent B1500 and applied to source and drain simultaneously while grounding the gate ( Figure S4a) . 
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The following files are available free of charge. The permittivity of WO x ( WOx = 189) was calculated using the following equation of two capacitances in series:
where C WOxHZO is the capacitance of the W/WO x /HZO/TiN stack, C HZO the capacitance of TiN/HZO/TiN stack, d WOx = 8 nm the thickness of the WO x channel, 0 the vacuum permittivity and A = 3600 µm 2 the area of the capacitor. From Figure S5a we get C HZO = 1.13 × 10 −10 F and from Figure S5b we get C WOxHZO = 9.9 × 10 −11 F. 
